CADENCE INDIA DESIGN CONTEST FOR ENGINEERS 2010( MARCH 1, 2010)

DESCRIPTION OF CONTEST

Cadence India has announced the Cadence Design Contest 2010 .The contest is aimed at fostering innovation and realisation of ideas among engineering student community in India.

The contest, an extension of the numerous initiatives by Cadence that nurture technical talent in electronic design in India, aims to challenge the student community and foster product innovation.

This contest recognises outstanding design achievements and encourages competitiveness among students .

NEW ADDITIONS

For the first time, there will be two categories for which prizes will be given. A winner will be chosen in both these categories:

1. Full time B.E / B.Tech students
2. Full time M.E. / M.Tech students

TIMELINE

Design Contest launched November 18, 2009
Abstract submission deadline March 1, 2010
Shortlisted projects announced April 14, 2010
Project papers due August 7, 2010
Top 10 projects announced September 7, 2010
Top 10 teams to present to Expert Committee End-September 2010
Winner announced September / October 2010

DESIGN REQUIREMENTS

Submissions for both categories should be in either Analog, Digital or Board Design and can be in either of the following 2 design areas:

– Operational chip design – designs have been implemented and tested
– Conceptual design – need not have been implemented but must have been thoroughly simulated and must include a test plan

All designs must use predominantly Cadence technology. The design work submission must have taken place as part of the students’ course or research work at the university / institute, and must have been completed within 12 months prior to the submission deadline.

Please vist the given website for more details.

Website :

WEBSITE LINK

Email address:

designcontest_india@cadence.com

SUBMIT YOUR DESIGN HERE

CLICK HERE TO SUBMIT

Reblog this post [with Zemanta]
Related Posts Plugin for WordPress, Blogger...

Leave a Reply

Your email address will not be published. Required fields are marked *